DERWENT-ACC-NO: 2001-352889

DERWENT-WEEK: 200137

COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE: Method of wafer level package and structure thereof - utilize two elastic layers for buffering thereby producing a package structure with a low

cost and a high reliability

INVENTOR: CHANG, C; CHU, T ; HUANG, H ; WU, E

PATENT-ASSIGNEE: IND TECHNOLOGY RES INST[INTEN]

PRIORITY-DATA: 1999TW-0120340 (November 22, 1999)

PATENT-FAMILY:

PUB-NO PUB-DATE LANGUAGE

PAGES MAIN-IPC

TW 419712 A January 21, 2001 N/A

000 H01L 021/00

APPLICATION-DATA:

PUB-NO APPL-DESCREPTOR APPL-NO

APPL-DATE

TW 419712A N/A 1999TW-0120340

November 22, 1999

INT-CL (IPC): H01L021/00

ABSTRACTED-PUB-NO: TW 419712A

BASIC-ABSTRACT: NOVELTY - The present invention discloses a

method for a wafer

level package and a structure thereof. The method

comprises: directly

packaging the whole wafer; cutting the package to form a single chip package;

providing a silicon wafer with a plurality of IC chips in

which the I/O pad of

each chip is formed with a conductive metal pillar;

separately using two

elastic layers, in which one layer is coated on the whole

wafer to expose the

surface of the metal pillar, and the other layer is printed on a portion of the

first elastic layer; forming metal lines to realize the redistribution of the port ends so that one end extends onto the second elastic layer to form an I/O pad with a periphery arrangement or a face matrix arrangement; and implanting a solder ball on the I/O pad of the second elastic layer. The present invention utilizes two elastic layers for buffering thereby producing a package structure with a low cost and a high reliability.

CHOSEN-DRAWING: Dwg.1/1

TITLE-TERMS:

METHOD WAFER LEVEL PACKAGE STRUCTURE TWO ELASTIC LAYER BUFFER PRODUCE PACKAGE
STRUCTURE LOW COST HIGH RELIABILITY

DERWENT-CLASS: U11

EPI-CODES: U11-C05G2B; U11-D01A8; U11-D03B1;

SECONDARY-ACC-NO:

Non-CPI Secondary Accession Numbers: N2001-256095

